

Front end boards



W.Bonivento, S.Furcas and D.Marras (Cagliari) + V.Bocci, R.Nobrega (Rome I)+G.Auriemma and M.Martino(PZ)

- 1) quick review of status and organisation
- 2) board description
- 3) lab tests
- 4) chamber tests

The LHCb muon electronics project

Common project with wire chambers:

- 1) same far-end structure
- 2) same front-end board conception: 2 CARIOCA chips + 1 DIALOG chip
- 3) same bids and producing companies
- 4) same people

BUT

- 1) CARIOCA \rightarrow CARIOCA GEM
- front end board (CARDIAC) of different size and layout
- 3) SPB integrated on the CARDIAC
- 4) different cables and connectors

space requirememnts

Status

- contracts for production signed
- 200 pre-production boards for WPC received:

 \rightarrow 150 tested: 50 in Roma1 (setup which will become CARDICACGEM prduction test setup) and 100 in PZ (setup which will become CARDIAC production test setup)

- 3 chamber types equipped for testing $\rightarrow OK$
- ready to place the final order for CARDIAC after few WPC tests
- CARDIAC boards will be tested at the company site with PZ equipment
- rather tight schedule; company under purchasing of components
- expected production rate: 2000/month (from Sepetember...)→total 9600
- 2 pre-production boards CARDIACGEM received; 54 expected by August
- production in October... \rightarrow <400 boards \rightarrow easy...(schedule less tight)
- CARDIACGEM boards will be tested at ROMA1

CARIOCA





(CERN + CBPF Rio) IBM 0.25 µm radiation tolerant technology 8 analog input channels 8 LVDS output channels

shaper, 2pole-zero ion tail cancellation

Discriminator threshold can be individually set to compensate for offset from process variation

internal test structure to inject signal from DIALOG to CARIOCA input; minimum injected charge 50fC \rightarrow only checks if channel ON/OFF

Why CARIOCA GEM and how

Two main reasons:

1)minimum threhsold: in beam tests with ASDQ it was set to 2fC; with CARIOCA10 the minimum is ~3fC



 \rightarrow 10-15 V loss in plateau with CARIOCA

2) due to ion tail cancellation in the CARIOCA shaping circuit \rightarrow afterpulses

PRR FEB - Roma 15/07/05

55

The triple-GEM detector signal



Afterpulses with ion tail cancellation



2) inside the event: different gain of clusters

irreducible fraction of afterpulses \rightarrow 10%-15%

Why CARIOCA GEM



get rid of tail cancellation + increase the gain

To minimise the impact of the larger pulse width on the dead time \rightarrow gain *1.5

DIALOG

IBM 0.25 µm radiation tolerant technology 16 LVDS input channels 8 LVDS output channels



INFN -CA

- generates logical channels by OR-ing of two face-to-face physical channels
- provides a masking facility to access single channels
- threshold DAC and line drivers for the CARIOCA chip
- integrates 16 8-bit DACs with output buffer to set the CARIOCA discriminator threshold with about 0.17fC granularity
- Programmable delays \rightarrow 31 steps of 1.6ns \rightarrow 50ns max
- Digital shaping \rightarrow output signal width 8 steps of 3ns \rightarrow 25ns max
- Front-end rate and noise monitor 16 24-bits rate counters
- all functionalities can be controlled via I_2C interface
- Triple-voted and auto-corrected register for better SEU immunity

Front-end board structure

- 6 Layer, 1.6mm thickness, gold plated printed circuit board
- Two identical ground planes
- One power plane
- Three connection layers. Top layer mainly dedicated to LVDS digital signals, bottom layer to analog input signals and inner layer to I2C and other control lines.
- CardiacGEM board includes spark protection circuitry.



- The design inherited by Cagliari group was a 4 layer PCB, but with separate ground and power planes for analog and digital connection; equipped with two ASDQ chips.
- Many prototypes have been made to test other grounding solution and to migrate from ASDQ to CARIOCA chip (CARIOCA7, CARIOCA8, CARIOCA9 and CARIOCA10 versions).
- Final design has been chosen because proved to be the solution which gave less noise and more stability.

CARDIAC design







SPB design







The front end board for GEMs: CARDIAC GEM

- CARDIACGEM \rightarrow 2 boards under test
- Tight space requirements \rightarrow 45×70mm length and 14mm thichkness
- Two boards in one: FEB+SPB
- Spark protection on the bottom; the 3 chips on the top
- New type of connectors and cables \rightarrow pitch reduced by half
- Need a special cable 0.5" pitch





bottom

top

PRR FEB - Roma 15/07/05

How the board is plugged in



Minimum space available on the top for cables 5-6mm

Test bench measurements

Analog shapes

CARIOCA vs CARIOCAGEM

Cdet=15pF





delta response ~1.5 of gain

response to GEM signal

Analog response to $\boldsymbol{\delta}$



Analog shapes to $\boldsymbol{\delta}$



PRR FEB - Roma 15/07/05

Analog shapes to 1/t



Cdet=220pF



Walter Bonivento - INFN Cagliari

Cdet=5pF

CARIOCA vs Cdet



CARIOCA vs CARIOCAGEM



position: other

PRR FEB - Roma 15/07/05

Cross-talk

Always measured to be <0.5%

Also tested with parallel injection of all channels of one chip and looking at the other chip

And also all channels of the board but one \rightarrow again <0.5%

Test of pre-production

Done with two test setup:

a) 100 boards in Potenza \rightarrow CARDIAC production test bench (see Auriemma talk)

b) 50 boards in Rome1 \rightarrow CARDIACGEM production tetst

Results as expected (noise and gain)

Yield: 80% (from tested chips) \rightarrow to be improved...with the company

Overview of the Rome1 setup

Injection Board

- 16 Injection channels
- Mask out injection lines
- Variable Injected charge
- DAC placed on Board
- Positive and Negative injection
- I²C and I²C-like compatible

Control Board

- Readout based on a FPGA
- 8 counters implemented
- 8 LVDS read-out channels
- I²C and I²C-like compatible
- USB Interface
- TDC



Picture of the Rome1 setup



Software Measurements of Parameters



PRR FEB - Roma 15/07/05

Threshold calibration(I)

Standard lab tests (also at the Company assembling the boards)



Problem: due to process variations →spread in gain curve parameters: a)SLOPE b) INTERCEPT

If one threshold value for all channels is set, then about 1fC rms effective threshold spread is obtained



too much for GEMs (we want to trigger at ~2-2.5fC) remember: WPC trigger at 6-8fC \rightarrow much less of a problem...

PRR FEB - Roma 15/07/05 Walter Bonivento - INFN Cagliari

Threshold calibration (II)



- 1) measure noise counts vs. TH curve
- correct for the intercept spread equalising minimum thresholds (~1.5 fC in CARIOCAGEM)





This can be done in LHCb and continously monitored!

corrected for min threshold

Charge(fC)

Threshold calibration (III)

- A further improvement of the threshold spread (reducing it to ~OfC) can be obtained in the lab:
- 1) <u>measuring directly the gain at the assembling company and keeping a</u> <u>database (foreseen in the contract)</u>

 $\Delta G/G(\%) = 0.5x \ \Delta T(^{\circ}C)$ = 20x \Delta V(mV) of power supply

the same cannot be done for the intercepts since e.g. $\Delta G/G(\%)= 1 \times \Delta V(mV)$ of power supply!!! $\rightarrow 20mV$ in supply voltage moves the intercept by 20% !!!!

- → the slope is much less sensistive than the intercept to supply voltage variations
- → we are lucky that the intercept spread can be compensated for with the other method...
- 2) <u>injecting a calibration pulse on G3down</u>

Threshold calibration on chamber for the GEM

- A tool is available to set the thresholds automatically \rightarrow injection from GEM3 down;
- → it allows to set the threshold with one CLICK automatically on all channels; the procedure is INDEPENDENT of the exact value of Cdet (between 15pF and 30pF in the final prototype).



Spark protection issues (Golyash)



Protection Circuit for GEM Detector







test performed witout $L \rightarrow$ conservative

Spark protection issues (Golyash)





Equivalent Circuit for HV = 3kV





Protection Circuit for GEM Detector





test of the first resistor

Chamber tests (MWPC)

In 2004 test were performed at GIF with the first prototype of the CARDIAC board:

M3R3→pad M3R1→pads Cdet=60pF

 \rightarrow satisfactory results (see D.Pinci)

Now with last board version: tests at LNF with cosmics of(see D.Pinci) M3R3→pad M5R3→pad M5R4→wires

Cdet=220pF

NOT SO EASY due to missing final FC, shielded cables etc \rightarrow some problems could come from the chamber itself!!!

The CARIOCA10 chip was anyway also tested on: M3R4→wires time resolution OK (only CARIOCA board)

Chamber tests (GEM)





<1khz →2fC threshold 10m cables: special production done at CERN: the last 10cm are 0.5" while the rest is 1"



Detector Gain = 2.10⁴ (working \checkmark point @ LHCb G=6·10³)

 \checkmark



2

Conclusions

- WPC boards validated on three chamber types
- GEM boards validated on chamber (2 boards); need a full chamber test
- production issues, company and test stations, rather well set